

Reg. No. :												LF
------------	--	--	--	--	--	--	--	--	--	--	--	----

## Question Paper Code: 91480

## B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2019

Third Semester

Electrical and Electronics Engineering EE 6301 – DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering, Instrumentation and Control Engineering)

(Regulations 2013)

(Also common to PTEE 6301 – Digital Logic Circuits for B.E.(Part-Time) – Third Semester – Electrical and Electronics Engineering – Regulations 2014)

Time: Three Hours

Maximum: 100 Marks

## Answer ALL questions

PART - A

 $(10\times2=20 \text{ Marks})$ 

14.

- 1. Reduce a(b+bc')+ab'.
- 2. Convert  $143_{10}$  into its binary and binary coded decimal equivalent.
- 3. Convert the given expression in canonical SOP form Y = AC + AB + BC.
- 4. Simplify the expression  $Z = AB + A\overline{B} \cdot (\overline{\overline{A}.\overline{C}})$ .
- 5. Give the characteristic equation and characteristic table of SR flip-flop.
- 6. State any two differences between Moore and Mealy state machines.
- 7. What happens to the information stored in a memory location after it has been read and write operation?



- 8. What is Programmable Logic Array? 9. Write VHDL behavioral model for D flip-flop. 10. Write the VHDL code for a logical gate which gives high output only when both the inputs are high. PART - B  $(5\times13=65 \text{ Marks})$ a) i) Convert 1010111011101100, into its octal, decimal and hexadecimal 11. equivalent. ii) Deduce the odd parity hamming code for the data: 1010. Introduce an error in the LSB of the hamming code and deduce the steps to detect the error. (7)(OR) b) i) With circuit schematic explain the operation of a two input TTL NAND gate. (6)ii) With circuit schematic and explain the operation and characteristics of a ECL gate. (7)a) Simplify the logical expression using K-map in SOP and POS form 12.  $F(A, B, C, D) = \Sigma m (0, 2, 3, 6, 7) + d(8, 10, 11, 15).$ (13)(OR) b) Design a full subtractor and realise using logic gates. Also, implement the same using half subtractors. (13)13. a) i) Explain the operation of a master slave JK flip-flop. (7)ii) Design a 3-bit bidirectional shift register. (6)(OR)
  - b) i) Design a MOD-5 synchronous counter using JK flip-flops. (7)
    - ii) Design a sequence detector to detect the sequence 101 using JK flip-flop. (6)
- 14. a) Design an asynchronous sequential circuit that has two inputs  $X_2$  and  $X_1$  and one output Z. When  $X_1 = 0$ , the output Z is 0. The first change in  $X_2$  that occurs while  $X_1$  is 1 will cause output Z to be 1. The output Z will remain 1 until  $X_1$  returns to 0.

(OR)

Draw the logic diagram, derive state table and state diagram.

b) i) Design a full Adder using  $4 \times 1$  multiplexer, also write its truth table and

(12)

**(3)** 

(10)

**(5)** 

 $Y = (A + B)\overline{X}$ 

ii) Realize T flip-flop using JK flip-flop.

(OR)

ii) Describe level triggering and edge triggering.

draw the logical diagram.

quiti-qui diffrient et le commune entimater d'IRV ve san W. L-
anathods onto one of the state orders and another special reservoir of the state of